A 28-nm 32Kb SRAM For Low-VMIN Applications Using Write and Read Assist Techniques
نویسندگان
چکیده
منابع مشابه
SRAM Read-Assist Scheme for Low Power High Performance Applications
Entitled: " SRAM Read-Assist Scheme for Low Power High Performance Applications " and submitted in partial fulfillment of the requirements for the degree of Master of Applied Science Complies with the regulations of this University and meets the accepted standards with respect to originality and quality. Semiconductor technology scaling resulted in a considerable reduction in the transistor cos...
متن کاملA Sub-threshold 9T SRAM Cell with High Write and Read ability with Bit Interleaving Capability
This paper proposes a new sub-threshold low power 9T static random-access memory (SRAM) cell compatible with bit interleaving structure in which the effective sizing adjustment of access transistors in write mode is provided by isolating writing and reading paths. In the proposed cell, we consider a weak inverter to make better write mode operation. Moreover applying boosted word line feature ...
متن کاملImpact Analysis of NBTI/PBTI on SRAM VMIN and Design Techniques for Improved SRAM VMIN
Negative bias temperature instability (NBTI) and positive bias temperature instability (PBTI) are critical circuit reliability issues in highly scaled CMOS technologies. In this paper, we analyze the impacts of NBTI and PBTI on SRAM VMIN, and present a design solution for mitigating the impact of NBTI and PBTI on SRAM VMIN. Two different types of SRAM VMIN (SNM-limited VMIN and time-limited VMI...
متن کاملLow Power SRAM Design with Reduced Read/Write Time
This paper explores the design and analysis of Static Random Access Memories (SRAMs) which focusses on optimizing delay and power. CMOS SRAM cell consumes very less power and have less read and write time. Higher cell ratios can decrease the read and write time and improve stability. PMOS transistor with less width reduces the power consumption. In this paper, 6T SRAM cell is implemented with r...
متن کاملA new write assist technique for SRAM design in 65 nm CMOS technology
In this paper, a new write assist technique for SRAM arrays is proposed. In this technique, to improve the write features of the SRAM cell, a negative voltage is applied to one of the bitlines in the SRAM cell while another bitline is connected to a boosted voltage. Improved write features are attributed to the boosting scheme from both sides of the SRAM cell. This technique is applied to a 10T...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Radioengineering
سال: 2017
ISSN: 1210-2512
DOI: 10.13164/re.2017.0772